ELSEVIER

Microprocessing and Microprogramming 40 (1994) 943–947

Microprocessing and Microprogramming

Author index to volume 40 (1994)

Aartsen, H.van., *see* Nijhuis, J. 697–702
Abraham, J.A., *see* Chang, H. 913–918
Adamides, E.D., Ph.G. Tsalides and A. Thanailakis, Bit-serial VLSI sorter with high reliability specifications 523–536
Adamis, G., Automatic protocol implementation – Generating C++ code from SDL/PR specifications 719–722
Agarwal, A., *see* Saleh, K. 427–438
Alexandres, S., *see* Fernández, J.M. 825–828
Allen, W.D., R.J. Fornaro, K.P. Garrad and L.W. Taylor, A high performance embedded machine tool controller 179–191
Antola, A., F. Distante and A. Marchese, High level architectural synthesis: Precedence analysis and automatic cycle detection in data flow graphs 693–696
Antonakopoulos, T. and N. Kanopoulos, Mutliple boundary scan-paths for minimizing circuit-board test-application time 377–386

Bailey, C. and R. Sotudeh, HII enhancement for stack based processors 685–688
Barakova, E., *see* Nijhuis, J. 697–702
Bartolucci, M. and G.R. Sechi, Rounding error in the computation of opposite sign floating point number parametric addition: A case study 833–840
Basu, A., *see* Sarker, S. 553–576
Birbas, M.K., *see* Mariatos, E.P. 817–820
Blazek, Z., Multiprocessor flight data acquisition system 871–874
Bonnin, P., E.E. Pissaloux and T. Dillon, Towards a definition of benchmarks for parallel computers dedicated to image processing/understanding 783–790
Branis, G., *see* Dre, C. 927–930
Britton, C., *see* Mayes, A. 811–816
Brudlo, P. and H. Krawczyk, A concept of a fully distributed processing strategy oriented for Unix Local Area Networks 723–728

Cawte, H., *see* Sanders, D.A. 867–870
Centro, S., E.W. Davis, R.A.F. Heaton, P. Ni, D. Pascoli and G. Urso, Real-time parallel processing in high energy physics: architecture of the Blitzen data acquisition system 167–178
Chandrasekharam, R., V.V. Vinod and S. Subramanian, Genetic algorithm for embedding a complete graph in a hypercube with a VLSI application 537–552
Chang, C.-J., S. Vassiliadis and J.G. Delgado-Frias, An investigation of binary CLA and ripple CMOS adder designs 1– 21
Chang, H and J.A. Abraham, An efficient critical path tracing algorithm for sequential circuits 913–918
Charlton, C.C., P.E. Dunne, P.H. Leng, J. Little and M.R. Woodward, Distributing quality-controlled software via the Internet 861–866
Cheng, B.C., *see* Stoyenko, A.D. 135–150
Cho, H.R. and S. Moon, Specification and coordination of long-running design activities for CAD environments 449–464
Christmansson, J., Z. Kalbarczyk and J. Torin, Dependable flight control system by data diversity and self-checking components 207–222
Chung, I.S. and Y.R. Kwon, An approach to partitioning programs on the functional basis and applications 315–326
Chung, J.-H., H. Yoon and S.R. Maeng, A new deadlock prevention scheme for nonminimal adaptive wormhole routing 465–486
Ciccarella, G. and F. Patricelli, Performance evaluation of a distributed system architecture 803–806
Clark, J., *see* Tindell, K. 117–134

Elsevier Science B.V.

Clematis, A., Fault tolerant programming for network based parallel computing 765–768
Collins, R and G. Steven, An explicitly declared delayed-branch mechanism for a superscalar architecture 677–680

D'Antone, I., A parallel neural network implementation in a distributed fault diagnosis system 305–313
Danielopoulos, S.D., *see* Nikolopoulos, S.D. 487–497
Davis, E.W., *see* Centro, S. 167–178
de Amorim, C.L., *see* Fernandes, E.S.T. 689–692
Delgado-Frias, J.G., *see* Chang, C.-J. 1– 21
Dickerson, B., *see* Mayes, A. 811–816
Dietmüller, P.R., Virus protection using dynamic linking 599–604
Dillon, T., *see* Bonnin, P. 783–790
Distante, F., *see* Antola, A. 693–696
Dre, C., G. Branis and C. Goutis, Image coding using vector quantization of wavelet coefficients 927–930
Dung, T.M., *see* Miskolczi, J. 703–706
Dunne, P.E., *see* Charlton, C.C. 861–866

Economopoulos, N.M., *see* Economou, G.-P.K. 883–886
Economou, G.-P.K., N.M. Economopoulos, D. Lymberopoulos and C.E. Goutis, Experiences accumulated working towards medical decision support systems 883–886
Edwards, M.D., A generic hardware architecture to support the system level synthesis of digital systems 225–240
Erényi, I and Z. Fazekas, Morphological evaluation of embryo viability 931–934

Fay, D.Q.M., Internet and the electronic classroom 847–850
Fazekas, K., Multiresolution image decomposition with wavelet transform 923–926
Fazekas, Z., *see* Erényi, I. 931–934
Femminella, A. and A. Omodeo, PVM-based parallel computing: A case study on power plant simulation 875–878
Fenske, O., *see* Sanders, D.A. 867–870
Fernández M., *see* Mecha, H. 821–824
Fernández, J.M., F. Moreno, S. Alexandres and J. Meneses, A flexible VLSI-based hardware system for medium-large-vocabulary real-time speech recognition 825–828
Fernandes, E.S.T., A.D. Santos and C.L. de Amorim, Conditional execution: An approach for eliminating the basic block barriers 689–692
Ferrandi, F., Reduction of fault detection costs through a BDD formalism 841–846
Fornaro, R.J., *see* Allen, W.D. 179–191

Garrard, K.P., *see* Allen, W.D. 179–191
Ghazfan, D., M. Nolan and B. Srinivasan, Distribution algorithms for document allocation in multiprocessor information retrieval systems 327–354
Ghose, K., The architecture of response-pipelined content addressable memories 387–410
Gianuzzi, V., Coupling algorithms for replicated objects and processes 799–802
Giménez, D., *see* Verdú. 919–922
Gopal, B. and S. Manohar, VLSI architecture for the Winograd Fourier Transform algorithm 605–616
Gopi, M.S. and S. Manohar, VLSI architectures for the computation of uniform B-spline curves 617–626
Goutis, C., *see* Dre, C. 927–930
Goutis, C., *see* Taksaki, A. 829–832
Goutis, C.E., *see* Economou, G.-P.K. 883–886
Guštin, V. and J. Virant, Pattern recognition with fuzzy neural network 935–938
Guštin, V., Realization of a fuzzy Boolean neural network classifier 23– 31
Györkös, J., Measurements in software requirements specification process 893–896

Han, K., *see* Jung, I. 755–758
Heaton, R.A.F., *see* Centro, S. 167–178
Hermida, R., *see* Mecha, H. 821–824
Hudson, A.D., *see* Sanders, D.A. 867–870
Hwang, B. and S. Moon, Design and evaluation of access method for multi-dimensional objects in spatial databases 627–650

Ignatius, P.P. and C.S.R. Murthy, Optimal scheduling of independent jobs in multiprocessor systems 651–672
Inglett, S.R., *see* Miller, L.L. 261–274

Jain, K.K. and V. Rajaraman, Parallelism meausres of task graphs for multiprocessors 249–259
Jansen, W., *see* Nijhuis, J. 697–702
Janssens, G.K., Delay time computation for an active star topology local area network 241–248
Josifovski, V., *see* Savnik, I. 905–908
Jubb, M.J. and A. Purvis, Analysis of network protocol performance in the context of multiworkstation parallel distributed applications 807–810

Jung, I., K. Han and S. Moon, Middleware transaction manager in multidatabase management systems 755–758

Kalbarczyk, Z., *see* Christmansson, J. 207–222
Kameas, A.D., *see* Zaharakis, I.D. 855–860
Kandus, G., *see* Novak, R. 795–798
Kandus, G., *see* Pučko, M. 707–710
Kang, S., *see* Sohn, Y. 733–736
Kanopoulos, N., *see* Antonakopoulos, T. 377–386
Kapus-Kolar, M., *see* Pučko, M. 707–710
Karshmer, A.I., J.N. Thomas and N. Krivokapic, On implementing computer networking on existing cable TV plants: Some interesting proposals 355–373
Khalid, H., *see* Obaidat, M.S. 411–426
Kim, C.S., *see* Lee, M. 681–684
Kim, G-C., *see* Park, Y-K. 737–742
Kim, K., J. Lee and S. Moon, Scheduling cooperative transactions in distributed database systems 743–746
Kim, K., K. Kwon and S. Moon, Development of object-oriented database management system: OOIM 729–732
King, G.A., *see* Wardak, A.A. 65– 75
Kodres, U.R., *see* Mota, G.F. 91–102
Krawczyk H, *see* Brudlo, P. 723–728
Krivokapic, N., *see* Karshmer, A.I. 355–373
Kwon H. and S. Moon, Reverse serializability as a correctness criterion for optimistic concurrency control 759–764
Kwon, K., *see* Kim, K. 729–732
Kwon, Y.R., *see* Chung, I.S. 315–326

Larsson, M., Towards amalgamating high-level synthesis and proof systems 909–912
Lawson, H.W., Parallel processing in embedded real-time systems 83– 90
Lee, J., *see* Kim, K. 743–746
Lee, M., S.L. Min and C.S. Kim, A worst case timing analysis technique for instruction prefetch buffers 681–684
Lee, Y. and S. Moon, Cost-optimal dynamic data replication for distributed database systems: DYVO 747–750
Lee, Y.J., *see* Seo, S.K. 751–754
Legát, P., *see* Švéda, M. 879–882
Leng, P.H., *see* Charlton, C.C. 861–866
Lins, R.D., M.G. Neto, L.F. Neto and L.G. Rosa, An environment for processing images of historical documents 939–942
Little, J. *see* Charlton, C.C. 861–866
Lymberopoulos, D., *see* Economou, G.-P.K. 883–886

MacGlashan, S., M.J. Taylor and R. Rada, A hypermedia data model for public space and computer aided learning 851–854
Maeng, S.R., *see* Chung, J.-H. 465–486
Mahmud, S.M., Models of asynchronous packet-switched multiple and partial multiple bus systems 33– 42
Majumdar, A.K., *see* Sarkar, S. 499–520
Majumdar, A.K., *see* Sarkar, S. 553–576
Mall, R. and L.M. Patnaik, Automatic verification of distributed logic specifications 43– 56
Manohar, S., *see* Gopal, B. 605–616
Manohar, S., *see* Gopi, M.S. 617–626
Marchese, A., *see* Antola, A. 693–696
Mariatos, E.P., P. Merakos, M.K. Birbas and A.N. Birbas, Hardware programming using C++ 817–820
Mayes, A., B. Dickerson and C. Britton, Implementing associations between objects 811–816
McConnell, R.K., *see* Quill, J.C. 773–776
Mecha, H., M. Fernández, R. Hermida, D. Mozos and K. Birbas, A.N., *see* Mariatos, E.P. 817–820
Meneses, J., *see* Ferández, J.M. 825–828
Merakos, P., *see* Mariatos, E.P. 817–820
Miller, L.L. and S.R. Inglett, Enhancing performance in a parallel file system 261–274
Milligan, P., *see* Quill, J.C. 773–776
Min, S.L., *see* Lee, M. 681–684
Miskolczi, J., T.M. Dung, K. Tarnay and J. Szabó, Conformance testing of X.25 packet level 703–706
Mohorič, T., *see* Savnik, I. 905–908
Moon, S., *see* Jung, I. 755–758
Moon, S., *see* Kim, K. 729–732
Moon, S., *see* Kim, K. 743–746
Moon, S., *see* Kwon, H. 759–764
Moon, S., *see* Lee, Y. 747–750
Moon, S., *see* Sohn, Y. 733–736
Moon, S., *see* Cho, H.R. 449–464
Moon, S., *see* Hwang, B. 627–650
Moon, S., *see* Yoon, Y. 151–166
Moreno, F., *see* Fernández, J.M. 825–828
Mota, G.F., M.L. Nelson and U.R. Kodres, Object-oriented decomposition for distributed systems 91–102
Mozos, D., *see* Mecha, H. 821–824
Murthy, C.S.R., *see* Ignatius, P.P. 651–672

Nelson, M.L., *see* Mota, G.F. 91–102
Neto, L.F., *see* Lins, R.D. 939–942

Neto, M.G., *see* Lins, R.D. 939–942
Ni, P., *see* Centro, S. 167–178
Nijhuis, J., H.van. Aartsen, E. Barakova, W. Jansen and B. Spaanenburg, On the optimal mapping of fuzzy rules on standard micro-controllers 697–702
Nikolopoulos, S.D. and S.D. Danielopoulos, Odd-even, compare-exchange parallel sorting 487–497
Nolan, M., *see* Ghazfan, D. 327–354
Novak, R. and G. Kandus, Adaptive Steiner tree balancing in distributed algorithm for multicast connection setup 795–798

Obaidat, M.S., H. Khalid and K. Sadiq, A methodology for evaluating the performance of CISC computer systems under single and two-level cache environments 411–426
Oh, Y. and S.H. Son, Scheduling hard real-time tasks with tolerance of multiple failures 193–206
Olcoz, Clock cycle estimation based on dead time and control unit area minimization 821–824
Olcoz, K., *see* Mecha, H. 821–824
Omodeo, A., *see* Femminella, A. 875–878

Paek, Y.-K., J. Seo and G.-C. Kim, Constructing a domain dependent case-base for database schema design with case-based reasoning 737–742
Pascoli, D., *see* Centro, S. 167–178
Patnaik, L.M., *see* Mall, R. 43– 56
Patricelli, F., *see* Ciccarella, G. 803–806
Petrou, L., *see* Samoladas, V. 275–289
Pintelas, P.E., *see* Zaharakis, I.D. 855–860
Pissaloux, E.E., *see* Bonnin, P. 783–790
Poland, G.A., *see* Sanders, D.A. 867–870
Ponce, A.M., Documenting the process of conformance testing 715–718
Pučko, M., M. Kapus- Kolar and G. Kandus, Automated derivation of protocols implementing intelligent network services 707–710
Purvis A., *see* Jubb, M.J. 807–810
Pyssysalo, T., Proving properties of a new high speed data bus with predicate/transition nets 791–794

Quill, J.C., P. Milligan and R.K. McConnell, A knowledge based approach to loop restructuring 773–776

Rada, R., *see* MacGlashan, S. 851–854
Rajaraman, V., *see* Jain, K.K. 249–259
Rhodes, R.L., *see* Wardak, A.A. 65– 75
Romanovsky, A., The problems of designing a conversation scheme for concurrent object oriented languages 897–900
Rosa, L.G., *see* Lins, R.D. 939–942
Rykowski, J. and W. Wieczerzycki, Using versioned object-oriented data in programming languages 901–904

Švéda, M., An implementation-directed design method for microcontroller software 291–301
Švéda, M., Design and development of industrial measurement system – architecture and software 887–892
Švéda, M., R. Vrba., P. Legát and F. Zezulka, ASI instrumentation 879–882
Sánchez, J.J., *see* Verdú. 919–922
Sadiq, K., *see* Obaidat, M.S. 411–426
Saleh, K. and A. Agarwal, Efficient checkpointing procedures for fault tolerant distributed systems 427–438
Samoladas, V. and L. Petrou, Special-purpose architectures for fuzzy logic controllers 275–289
Sanders, D.A., A.D. Hudson, H. Cawte, O. Fenske, G.A. Poland and G.E. Tewkesbury, Computer modelling of single sludge systems for the computer aided design and control of activated sludge processes 867–870
Santos, A.D., *see* Fernandes, E.S.T. 689–692
Sarkar, S., A.K. Majumdar and A. Basu, Interface design and controller synthesis of digital systems in an object oriented environment 553–576
Sarkar, S., A.K. Majumdar and R.K. Sen, Enhanced systolic array implementations of some graph problems 499–520
Savnik, I., T. Mohorič and V. Josifovski, Extending database programming language with declarative querying facilities 905–908
Schönbauer, F., Database cache requirements calculation using near-line data access traces in a user transaction system 769–772
Sechi, G.R., *see* Bartolucci, M. 833–840
Sen, R.K., *see* Sarkar, S. 499–520
Seo, J., *see* Paek, Y-K. 737–742
Seo, S.K. and Y.J. Lee, Optimal evaluation of path predicates in object-oriented queries 751–754
Seppanen, V., Euromicro's close encounter of the arctic circle–in real time 77– 80
Shen, H., Efficient message routing in $\mathscr{P}_r^{\Sigma}$-network 57– 64

Sohn, Y., S. Kang and S. Moon, Concurrency control scheme in Multi-level secure database management systems 733–736
Son, S.H., *see* Oh, Y. 193–206
Song, X., An efficient DM switchbox router 439–446
Sotudeh, R., *see* Bailey, C. 685–688
Spaanenburg, B., *see* Nijhuis, J. 697–702
Srikant, Y.N., *see* Venugopal, V. 577–596
Srinivasan, B., *see* Ghazfan, D. 327–354
Steven, G., *see* Collins, R. 677–680
Stoyenko, A.D., L.R. Welch and B.C. Cheng, Response time prediction in object-based, parallel embedded systems 135–150
Subramanian, S., *see* Chandrasekharam, R. 537–552
Szabó, J., *see* Miskolczi, J. 703–706

Tarnay, K., *see* Miskolczi, J. 703–706
Tasalides, Ph.G., *see* Adamides, E.D. 523–536
Tatsaki, A. and C. Goutis, A bit-serial VLSI architecture for the 2-D discrete cosine transform 829–832
Taylor, L.W., *see* Allen, W.D. 179–191
Taylor, M.J., *see* MacGlashan S. 851–854
Tewkesbury, G.E., *see* Sanders, D.A. 867–870
Thanailkis, A., *see* Adamides, E.D. 523–536
Thomas, J.N., *see* Karshmer, A.I. 355–373
Thor, M., HP-FLEXAR: A reconfigurable multi-unit heterogeneous topology architecture for time critical applications 777–782
Tindell, K. and J. Clark, Holistic schedulability analysis for distributed hard real-time systems 117–134
Töro, M. and G. Ziegler, Validation of abstract test suites with use of SDL 711–714
Torin, J., *see* Christmansson, J. 207–222
Urso, G., *see* Centro, S. 167–178

Vassiliadis, S., *see* Chang, C.-J. 1– 21
Venugopal, R. and Y.N. Srikant, Scheduling expression trees with register variables on delayed-load architectures 577–596
Verdú, I., D. Giménez and J.J. Sánchez, Three dimensional image synthesis in transputers 919–922
Verhulst, E., Virtuoso: A virtual single processor programming system for distributed real-time applications 103–115
Vinod, V.V., *see* Chandrasekharam, R. 537–552
Virant, J., *see* Guštin, V. 935–938
Vrba, R., *see* Švéda, M. 879–882

Wardak, A.A., G.A. King and R.L. Rhodes, A microprogram-based 3-D image generation system using the Am29300 family 65– 75
Welch, L.R., *see* Stoyenko, A.D. 135–150
Wieczerzycki, W., *see* Rykowshi, J. 901–904
Woodward, M.R., *see* Charlton, C.C. 861–866

Yoon, H., *see* Chung, J.-H. 465–486
Yoon, Y. and S. Moon, Integrated commitment protocol for parallel transaction processing in real-time systems 151–166

Zaharakis, I.D., A.D. Kameas and P.E. Pintelas, MeT: The expert methodology tutor of GENITOR 855–860
Zezulka, F., *see* Švéda, M. 879–882
Ziegler, G., *see* Töro, M. 711–714

ELSEVIER

Microprocessing and Microprogramming 40 (1994) 949–952

Microprocessing and Microprogramming

Subject index to volume 40 (1994)

ADT	715
ALU	1
Abstract test	711
Actuator/sensor interface	879
Adaptive routing	465
Algorithm	57, 439
Analytical study	627
Application/Implementation-site constraints	291
Architecture evaluation	783
Architecture of fuzzy microprocessors	275
Arithmetic logic units	1
Associations	811
Associative arrays	387
Associative memory	387
Auto-parallelization	773
Automatic hardware synthesis	225
Availability	799
BDD	841
Benchmarks	783
Binary adders	1
Bit-serial architecture	829
Boolean neural classifier	23
Boolean neural network	23, 935
Boundary scan	377
Buffer retention effect	759
Bus-based systems	33
CAD (computer aided design)	867
CLA	1
Cable television	355
Caching	769
Carry look ahead	1
Case-based reasoning	737
Cellular logic	523
Checkpointing	427
Clock cycle selection	821
Code generation	577
Combinatorial tree	651
Commitment protocol	151
Compaction techniques	689
Compare-exchange schemes	487
Completion time	651
Complex computer systems	135
Complexity	487
Computer arithmetic	1
Computer control	179
Computer simulation	867
Computer vision	931
Computerized microscopy	931
Concurrency control	729, 733, 759
Concurrency	91
Concurrent test mode	377
Conditional execution model	689
Configuration management	901
Conformance testing	703, 711, 715
Content addressable memory	387
Control flow model	697
Cooperative transactions	743
Cost	57
Critical path tracing	913
Cyclic DFG	693
DSP	103
Data acquisition	167
Data base	769
Data diversity	207
Data model	851
Database design	737
Database management systems	733
Database programming	905
Database systems	747

Elsevier Science B.V.

Dead time minimization 821
Deadlock prevention 465
Decision support systems 883
Delayed branch 677
Delayed-load architectures 577
Diagnosis 305
Diagonal model 439
Directed acyclic task graphs 249
Discrete Fourier transform 605
Discrete cosine transform 829
Distributed systems 117
Distributed algorithms 795
Distributed computing 91, 875
Distributed information retrieval 327
Distributed measurement 887
Distributed processing 103, 723
Distributed real-time systems 43
Distributed systems 427, 747, 791, 799
Distribution strategy 327
Domain knowledge 887
Dynamic access method 627
Dynamic linking 599
Dynamic mapping 777

E-mail 847
EREW-PRAM 487
Embedded distributed systems 291
Encapsulation 553
Enhanced single test mode 377
Enhanced systolic array 499
Error detection 833
Executable specification 43
Expert system 305, 737, 773, 855
Expression trees 577
Extended timing 681

FORTH language 685
Fault analysis 305
Fault tolerance 193, 427, 765, 799
Fault-tolerant computing 523
Fixed priority scheduling 117
Flight data 871
Flow control 465
Formal analysis 791
Formal description techniques 719
Formal methods 909
Functional level 841
Fuzzy control 697
Fuzzy inference 275
Fuzzy logic control 275
Fuzzy neural network 23, 935

Genetic algorithm 327, 537, 751
Global ticket method 743
Graph theoretic algorithms 499

Hard real-time 117
Hardware implementation of parallel algorithms 499
Hardware architecture 225
Hardware design 817
Heterogeneous systems 167
Heuristic algorithm 327
High energy physics 167
High level synthesis 553, 693, 821, 909
Historical documents 939
Human expertise 883
Hypercube 537
Hypermedia 851

Image classification 931
Image coding 927
Image decomposition 923
Image filtering 939
3-D Image generation 65
Image processing 939
Image processing-understanding 783
Image synthesis 919
Industrial application 887
Instruction scheduling 577
Instruction-level parallelism 677
Intelligent network architecture 707
Intelligent user interface 449
Interconnection network 57, 465
Interface 553
Interleaving specification 449
Internet 847, 861
Interprocess communication 803
Intra-transaction dependency 755

Knowledge representation 855

Language construct 151
Layout 439
Light-weight locking 743
Ling adders 1
Local area network 241, 723
Local clocks 291
Loop restructuring 773
Low-level parallelism 689

MVA algorithm 33
Malleability of jobs 651
Markov modelling 207
Message flow modeling 411
Message routing 57
Metrics/management 893
Metropolitan area networks 355
Microcontroller software design 291
Microkernel 103
Microprogrammable computer 65
Microprogramming 65
Middleware transaction manager 755
Modal and temporal logics 43
Model-based design 523
Modified Gibson Mix 411
Multi-chip groups 377
Multi-dimensional objects 627
Multi-level cache 411
Multi-processor architecture 777
Multi-workstation 807
Multicast communication 795
Multicomputer 465
Multidatabase transaction management 755
Multiprocessing systems 179, 651, 871
Multiprogramming 261
Multiversion databases 901

Nanokernel 103
Network delivery 861
Network monitor 879
Network performance 807
Network protocols 807
Neural networks 883

Object behavior 897
Object oriented design 553
Object oriented programming 719
Object oriented techniques 817
Object-based parallel embedded real time systems 135
Object-oriented database 729, 751
Object-oriented design 811
Object-oriented programming languages 901
Object-oriented programming 91
Open and closed queueing networks 33
Optimal solution 651

PVM 875
Packet-switched networks 33
Parallel computing 765
Parallel files 261
Parallel network 305
Parallel processing 103, 167, 193, 825, 919
Parallel searching 327
Parallel sorting 487, 523
Parallelism measures 249
Parametric addition 833
Pattern recognition 935
Performance 57
Performance analysis 33
Performance evaluation 411, 803
Performance prediction 135
Pipeline scheduling 577
Portable software 103
Precedence analysis 693
Precision machining 179
Program dependence graph 315
Program partitioning 315
Program slicing 315
Protocol analyzer 879
Protocol engineering tools 715
Protocol implementation 719
Protocol reference specification 711
Protocol synthesis 707
Protocol verification 791
Protocols 355, 703

Query language 729, 905
Query optimization 751
Queueing model 33

Real-time behavior 43
Real-time computer systems 179
Real-time scheduling 193
Real-time systems 91, 681
Real-time 103, 167, 291, 777
Reconfigurable systems 817
Recovery 897
Recurrence equations 499
Recursive expansion 57
Replication algorithm 747
Requirements/specifications 893
Reuse 811, 851
Reverse sealizability 759
Rollback recovery 427
Rounding error 833
Rulebase optimization 697

Schedulability analysis 117
Scheduling independent jobs 651
Searching 261
Security 733
Self-checking 207
Semantic concurrency control 449
Serial multiplier 829
Shared libraries 599
Silicon compilation 225
Simulation 241, 875
Simulation approach 627
Simulation based fault injection 207
Simulation methodologies 411
Single test mode 377
Software archive 861
Software design faults 207
Software development environment 315
Software engineering 315, 893
Software fault tolerance 897
Solo and global hit ratio 411
Sorting networks 487
Spatial databases 627
Spatial searching 627
Special-purpose devices 387
Special-purpose VLSI architecture 605
Specific users 707
Speech recognition 825
Stack processors 685
Steiner trees 795
Stochastic modelling 241
Structured objects 905
Superscalar and VLIW machines 689
Superscalar 677
Switchbox routing 439
System specification 43
System state 427
Systolic architecture 605
Systolic array 499
Systolic implementation 617

TTCN 703
Task distribution 91
Testability analysis 841
Threaded prefetch 681
Time complexity 57
Timing verification 913
Transaction processing 151
Transaction template 449
Transactions 769
Transformational design 909
Transputer 305, 803, 919
Tutoring systems 855

Uniform B-splines 617
Unix 723

VLSI architectures 523
VLSI-CAD 553
VLSI 225, 439, 499, 537
Vassiliadis adders 1
Vector quantization 927
Virtual machine 685
Virtual single processor 103
Virtuoso 103
Viterbi algorithm 825

Wavelet decomposition 927
Wavelet transform 923
Winograd algorithm 605
World Wide Web 847
Wormhole routing 465